
1. 1.


#### Title: DELAY ADJUSTMENT CIRCUIT AND A CLOCK GENERATING CIRCUIT USING THE SAME


Inventor(s): Atsushi YOSHIKAWA, et al Atty. Docket No. 088941/0184 Sheet 1 of 9

















## Title: DELAY ADJUSTMENT CIRCUIT AND A CLOCK GENERATING CIRCUIT USING THE SAME Inventor(s): Atsushi YOSHIKAWA, et al

USING THE SAME
Inventor(s): Atsushi YOSHIKAWA, et al
Atty. Docket No. 088941/0184
Sheet 3 of 9




### Title: DELAY ADJUSTMENT CIRCUIT AND A CLOCK GENERATING CIRCUIT USING THE SAME Inventor(s): Atsushi YOSHIKAWA, et al






# Title: DELAY ADJUSTMENT CIRCUIT AND A CLOCK GENERATING CIRCUIT USING THE SAME Inventor(s): Atsushi YOSHIKAWA, et al Atty. Docket No. 088941/0184

Sheet 5 of 9



1 0 1 0 1 0 a

Title: DELAY ADJUSTMENT CIRCUIT AND A CLOCK GENERATING CIRCUIT USING THE SAME Inventor(s): Atsushi YOSHIKAWA, et al Atty. Docket No. 088941/0184 Sheet 6 of 9



1 0 0 5 S

### Title: DELAY ADJUSTMENT CIRCUIT AND A CLOCK GENERATING CIRCUIT USING THE SAME

Inventor(s): Atsushi YOSHIKAWA, et al Atty. Docket No. 088941/0184 Sheet 7 of 9








FIG. 13



### Title: DELAY ADJUSTMENT CIRCUIT AND A CLOCK GENERATING CIRCUIT USING THE SAME

Inventor(s): Atsushi YOSHIKAWA, et al Atty. Docket No. 088941/0184 Sheet 8 of 9



42.1

Title: DELAY ADJUSTMENT CIRCUIT
AND A CLOCK GENERATING CIRCUIT
USING THE SAME
Inventor(s): Atsushi YOSHIKAWA, et
Atty. Docket No. 088941/0184
Sheet 9 of 9

CLOCK DISTRIBUTING **608** 807 8 CONTROL VOLTAGE 808 FIG. 14 800 LPF 803 PHASE COMPARING CIRCUIT